Do you recommend using underfill with your wafer level chipscale packages?

Do you recommend using underfill with your wafer level chipscale packages?

Everything is a trade off. Basically the smaller the part the less need for underfill for a given number of temp cycles. In other words the die size versus your requirements. The Phase 12 Reliability report addresses considerations about underfill