|
About the Assembly and Layout category
|
|
0
|
214
|
February 3, 2022
|
|
How much pressure can be applied to the EPC die?
|
|
1
|
600
|
February 27, 2022
|
|
Subnano Pulse Driver Application
|
|
1
|
296
|
January 2, 2024
|
|
Synchronous Bootstrap Circuit
|
|
2
|
390
|
November 9, 2023
|
|
EPC2052 for motor drive
|
|
5
|
523
|
October 17, 2023
|
|
Schottky diode selection
|
|
2
|
434
|
July 5, 2023
|
|
Paste stencil for PQFN devices?
|
|
1
|
286
|
June 22, 2023
|
|
Assembly question
|
|
1
|
374
|
March 16, 2023
|
|
Wafer level chip scale assembly considerations
|
|
1
|
331
|
March 16, 2023
|
|
EPC2212 for LIDAR
|
|
1
|
715
|
December 29, 2022
|
|
Solder Mask Defined pads vs NSMD
|
|
2
|
1153
|
May 10, 2022
|
|
I'm entertaining utilizing the EPC2206 in a new design. Please elaborate/clarify what is meant by "It is recommended to have on-Cu trace PCB vias" on page 6 of the data sheet
|
|
1
|
454
|
February 27, 2022
|
|
Do EPC GaN eFETs pads come pretinted with solder?
|
|
1
|
343
|
February 27, 2022
|
|
Should we be under-filling the GaN FETs for the lab asset?
|
|
1
|
331
|
February 27, 2022
|
|
What is the best way to remove the underfill from the GaNFET with out damaging the FET
|
|
1
|
324
|
February 27, 2022
|
|
What is the best way to remove a GAN FET off a PCB without damaging the FET?
|
|
1
|
329
|
February 27, 2022
|
|
Do we have to use heatsink above the GaN FET?
|
|
1
|
550
|
February 27, 2022
|
|
Are there recommendations for size of via hole in-pad for your GaN devices?
|
|
1
|
354
|
February 27, 2022
|
|
Do you recommend using underfill with your wafer level chipscale packages?
|
|
1
|
323
|
February 27, 2022
|
|
Why is the hard switching gate loop more critical than the GaN acting as a diode and risking induced turn on?
|
|
1
|
380
|
February 27, 2022
|
|
Can you mount the GaN FETs on both sides of the PCB?
|
|
1
|
354
|
February 27, 2022
|
|
I notice you put VIAs under CAP Pads. Is there any solder liability impact?
|
|
1
|
336
|
February 27, 2022
|
|
For 200V GaN, what is the recommended minimum distance between the top and inner layer?
|
|
1
|
336
|
February 27, 2022
|
|
How do we determine the power loop inductance?
|
|
1
|
434
|
February 27, 2022
|
|
How do you measure the VGS and the VDS when you use a very compact layout?
|
|
1
|
332
|
February 27, 2022
|
|
Why is it better to have the gate drive return to the inner layer with VIA than going to source on the lower FET directly with no VIA
|
|
1
|
298
|
February 27, 2022
|
|
What would you advise for high current designs, paralleling multiple FETs closer to each other or paralleling outputs of multiple separate half bridges with optimal layout per half bridge?
|
|
1
|
332
|
February 27, 2022
|
|
What would be the impact of putting the gate driver in the opposite layer as the FET?
|
|
1
|
271
|
February 27, 2022
|
|
Is C bypass Hi FET @ low FET ground the best way to optimize loop inductance?
|
|
1
|
368
|
February 27, 2022
|
|
What is the copper layer thickness for power & ground layer? What is the formula for current calculations?
|
|
1
|
370
|
February 27, 2022
|