|
What would you advise for high current designs, paralleling multiple FETs closer to each other or paralleling outputs of multiple separate half bridges with optimal layout per half bridge?
|
|
1
|
625
|
February 27, 2022
|
|
What would be the impact of putting the gate driver in the opposite layer as the FET?
|
|
1
|
562
|
February 27, 2022
|
|
Is C bypass Hi FET @ low FET ground the best way to optimize loop inductance?
|
|
1
|
620
|
February 27, 2022
|
|
What is the copper layer thickness for power & ground layer? What is the formula for current calculations?
|
|
1
|
618
|
February 27, 2022
|
|
What are common issues EPC has encountered in PCB design and assembly?
|
|
1
|
582
|
February 27, 2022
|
|
Do the EPC eGaN parts require under-fill during manufacturing?
|
|
1
|
811
|
February 27, 2022
|
|
Can a water rinseable solder flux be used in assembling lead free (PbF) eGaN FETs?
|
|
1
|
614
|
February 27, 2022
|
|
What does EPC recommend for solder flux being used in assembling lead free (PbF) eGaN FETs?
|
|
1
|
657
|
February 27, 2022
|
|
What tacky flux can be used for assembling the EPC lead free (PbF) die?
|
|
1
|
417
|
February 27, 2022
|
|
What considerations need to be made in regard to stencil design?
|
|
1
|
677
|
February 27, 2022
|
|
What lead free (PbF) solder pastes has EPC used?
|
|
1
|
631
|
February 27, 2022
|
|
Can a via be placed directly under a bump?
|
|
1
|
921
|
February 27, 2022
|
|
What is the recommended reflow for EPC die?
|
|
1
|
715
|
February 27, 2022
|
|
What is the composition of the lead free (PbF) solder bump and underbump (UBM) metals for EPC die?
|
|
1
|
508
|
February 27, 2022
|
|
How do I assemble EPC’s enhancement mode GaN devices and do these parts require any special steps during the manufacturing process?
|
|
1
|
587
|
February 27, 2022
|