GaN Talk Support Forum EPC
For the rectifier FET having higher gate loop inductance makes it difficult to keep the FET off in case of SW transition, like when the SW flies up in the case of a buck. How is this solved if a gate loop is optimized for only the controlled FET?
Designing with GaN FETs and ICs
February 28, 2022