|
Is there any reason I can't reuse a gate driver for a number of parts in parallel?
|
|
1
|
68
|
March 1, 2022
|
|
How do you recommend heatsinking EPC's wafer level chip scale packages?
|
|
1
|
46
|
March 1, 2022
|
|
Is it advisable to put CM chokes on PI type filters at the input of the gate driver?
|
|
1
|
52
|
February 28, 2022
|
|
Are there any app notes that show loss factor effects based on a switching frequency of 500 kilohertz instead of 1 megahertz?
|
|
1
|
39
|
February 28, 2022
|
|
For the rectifier FET having higher gate loop inductance makes it difficult to keep the FET off in case of SW transition, like when the SW flies up in the case of a buck. How is this solved if a gate loop is optimized for only the controlled FET?
|
|
1
|
31
|
February 28, 2022
|
|
Does EPC have application information on the use of eGaN FETs in backlight applications?
|
|
1
|
37
|
February 28, 2022
|
|
Does EPC have application information on the use of eGaN FETs in LED illumination applications?
|
|
1
|
36
|
February 28, 2022
|
|
Does EPC have application information on the use of eGaN FETs in micro inverter applications for solar panels?
|
|
1
|
32
|
February 28, 2022
|
|
Is a 2 kilowatt isolated DC-DC @ 48 volts unregulated full bridge configuration doable with GaN?
|
|
1
|
36
|
February 28, 2022
|
|
Do the logic signals have to be isolated from the IC on the EPC2152 ePower™ Stage's HS and LS pins?
|
|
1
|
36
|
February 28, 2022
|
|
What is the best way to connect the SUBSTRATE pin on the EPC2010C or should we connect it at all?
|
|
1
|
32
|
February 28, 2022
|
|
What is the best method to remove heat from a 2 kilowatt isolated DC-DC @ 48 V unregulated full bridge?
|
|
1
|
34
|
February 27, 2022
|