|
Is it possible to use two 100 V GaN FETs in series for a 150 V laser driver application
|
|
1
|
729
|
February 28, 2022
|
|
How do I predict failure rates for the EPC eGaN FETs?
|
|
1
|
628
|
February 28, 2022
|
|
What is the expected HBM (Human Body Model) ESD rating of the parts? Is there special handling required?
|
|
1
|
721
|
February 28, 2022
|
|
Is there reliability data (MTBF, FITS) available for the EPC eGaN transistors?
|
|
1
|
733
|
February 28, 2022
|
|
I'm entertaining utilizing the EPC2206 in a new design. Please elaborate/clarify what is meant by "It is recommended to have on-Cu trace PCB vias" on page 6 of the data sheet
|
|
1
|
731
|
February 27, 2022
|
|
Do EPC GaN eFETs pads come pretinted with solder?
|
|
1
|
590
|
February 27, 2022
|
|
Should we be under-filling the GaN FETs for the lab asset?
|
|
1
|
566
|
February 27, 2022
|
|
What is the best way to remove the underfill from the GaNFET with out damaging the FET
|
|
1
|
572
|
February 27, 2022
|
|
What is the best way to remove a GAN FET off a PCB without damaging the FET?
|
|
1
|
625
|
February 27, 2022
|
|
Do we have to use heatsink above the GaN FET?
|
|
1
|
817
|
February 27, 2022
|
|
Are there recommendations for size of via hole in-pad for your GaN devices?
|
|
1
|
528
|
February 27, 2022
|
|
Do you recommend using underfill with your wafer level chipscale packages?
|
|
1
|
568
|
February 27, 2022
|
|
Why is the hard switching gate loop more critical than the GaN acting as a diode and risking induced turn on?
|
|
1
|
645
|
February 27, 2022
|
|
Can you mount the GaN FETs on both sides of the PCB?
|
|
1
|
535
|
February 27, 2022
|
|
I notice you put VIAs under CAP Pads. Is there any solder liability impact?
|
|
1
|
614
|
February 27, 2022
|
|
For 200V GaN, what is the recommended minimum distance between the top and inner layer?
|
|
1
|
540
|
February 27, 2022
|
|
How do we determine the power loop inductance?
|
|
1
|
691
|
February 27, 2022
|
|
How do you measure the VGS and the VDS when you use a very compact layout?
|
|
1
|
633
|
February 27, 2022
|
|
Why is it better to have the gate drive return to the inner layer with VIA than going to source on the lower FET directly with no VIA
|
|
1
|
551
|
February 27, 2022
|
|
What would you advise for high current designs, paralleling multiple FETs closer to each other or paralleling outputs of multiple separate half bridges with optimal layout per half bridge?
|
|
1
|
559
|
February 27, 2022
|
|
What would be the impact of putting the gate driver in the opposite layer as the FET?
|
|
1
|
494
|
February 27, 2022
|
|
Is C bypass Hi FET @ low FET ground the best way to optimize loop inductance?
|
|
1
|
552
|
February 27, 2022
|
|
What is the copper layer thickness for power & ground layer? What is the formula for current calculations?
|
|
1
|
544
|
February 27, 2022
|
|
What is the best method to remove heat from a 2 kilowatt isolated DC-DC @ 48 V unregulated full bridge?
|
|
1
|
683
|
February 27, 2022
|
|
What are common issues EPC has encountered in PCB design and assembly?
|
|
1
|
471
|
February 27, 2022
|
|
Do the EPC eGaN parts require under-fill during manufacturing?
|
|
1
|
739
|
February 27, 2022
|
|
Can a water rinseable solder flux be used in assembling lead free (PbF) eGaN FETs?
|
|
1
|
542
|
February 27, 2022
|
|
What does EPC recommend for solder flux being used in assembling lead free (PbF) eGaN FETs?
|
|
1
|
574
|
February 27, 2022
|
|
What tacky flux can be used for assembling the EPC lead free (PbF) die?
|
|
1
|
358
|
February 27, 2022
|
|
What considerations need to be made in regard to stencil design?
|
|
1
|
611
|
February 27, 2022
|