|
We wish to employ liquid cooling which is why the GaN FETs will be mounted on an IMS board
|
|
1
|
496
|
February 28, 2022
|
|
How do I choose the best driver for my application?
|
|
1
|
484
|
February 28, 2022
|
|
How do you determine the value of the optimal dead time to have the best efficiency?
|
|
1
|
534
|
February 28, 2022
|
|
In the LTSpice models, are the parasitic capacitances integrated directly into the model of EPC GaN FETs or do they have to be added?
|
|
1
|
644
|
February 28, 2022
|
|
I'm entertaining utilizing the EPC2206 in a new design. Please elaborate/clarify what is meant by "It is recommended to have on-Cu trace PCB vias" on page 6 of the data sheet
|
|
1
|
701
|
February 27, 2022
|
|
Do EPC GaN eFETs pads come pretinted with solder?
|
|
1
|
573
|
February 27, 2022
|
|
Should we be under-filling the GaN FETs for the lab asset?
|
|
1
|
557
|
February 27, 2022
|
|
What is the best way to remove the underfill from the GaNFET with out damaging the FET
|
|
1
|
550
|
February 27, 2022
|
|
What is the best way to remove a GAN FET off a PCB without damaging the FET?
|
|
1
|
594
|
February 27, 2022
|
|
Do we have to use heatsink above the GaN FET?
|
|
1
|
785
|
February 27, 2022
|
|
Are there recommendations for size of via hole in-pad for your GaN devices?
|
|
1
|
510
|
February 27, 2022
|
|
Do you recommend using underfill with your wafer level chipscale packages?
|
|
1
|
552
|
February 27, 2022
|
|
Why is the hard switching gate loop more critical than the GaN acting as a diode and risking induced turn on?
|
|
1
|
623
|
February 27, 2022
|
|
Can you mount the GaN FETs on both sides of the PCB?
|
|
1
|
518
|
February 27, 2022
|
|
I notice you put VIAs under CAP Pads. Is there any solder liability impact?
|
|
1
|
592
|
February 27, 2022
|
|
For 200V GaN, what is the recommended minimum distance between the top and inner layer?
|
|
1
|
526
|
February 27, 2022
|
|
How do we determine the power loop inductance?
|
|
1
|
672
|
February 27, 2022
|
|
How do you measure the VGS and the VDS when you use a very compact layout?
|
|
1
|
612
|
February 27, 2022
|
|
Why is it better to have the gate drive return to the inner layer with VIA than going to source on the lower FET directly with no VIA
|
|
1
|
538
|
February 27, 2022
|
|
What would you advise for high current designs, paralleling multiple FETs closer to each other or paralleling outputs of multiple separate half bridges with optimal layout per half bridge?
|
|
1
|
542
|
February 27, 2022
|
|
What would be the impact of putting the gate driver in the opposite layer as the FET?
|
|
1
|
476
|
February 27, 2022
|
|
Is C bypass Hi FET @ low FET ground the best way to optimize loop inductance?
|
|
1
|
539
|
February 27, 2022
|
|
What is the copper layer thickness for power & ground layer? What is the formula for current calculations?
|
|
1
|
532
|
February 27, 2022
|
|
What are common issues EPC has encountered in PCB design and assembly?
|
|
1
|
457
|
February 27, 2022
|
|
Do the EPC eGaN parts require under-fill during manufacturing?
|
|
1
|
724
|
February 27, 2022
|
|
Can a water rinseable solder flux be used in assembling lead free (PbF) eGaN FETs?
|
|
1
|
530
|
February 27, 2022
|
|
What does EPC recommend for solder flux being used in assembling lead free (PbF) eGaN FETs?
|
|
1
|
559
|
February 27, 2022
|
|
What tacky flux can be used for assembling the EPC lead free (PbF) die?
|
|
1
|
346
|
February 27, 2022
|
|
What considerations need to be made in regard to stencil design?
|
|
1
|
587
|
February 27, 2022
|
|
What lead free (PbF) solder pastes has EPC used?
|
|
1
|
490
|
February 27, 2022
|